

(For those admitted in June 2023 and later)

SEM	CATEGORY	COMPONENT	COURSE CODE	COURSE TITLE
II	CORE-3	PART - III	U23EL202	DIGITAL ELECTRONICS

Maximum: 75 Marks

1

CO2	K3	12a.	Explain Demorgan's Theorem. (OR)
CO2	K3	12b.	Demonstrate and explain AND & NOR logic gates.
CO3	K4	13a.	Identify the Half adder circuit and explain it with Truth Table. (OR)
CO3	K4	13b.	Illustrate the Demultiplexer.
CO4	K4	14a.	Explain JK Flip – Flop (OR)
CO4	K4	14b.	Compare Synchronous Counter & Asynchronous Counter.
CO5	K5	15a.	Compare Volatile Memory & Non-Volatile Memory. (OR)
CO5	K5	15b.	Justify the concept of Programmable logic Arrays.

Course Outcome	Bloom's K-level	Q. No.	SECTION – C (5 X 8 = 40 Marks) Answer <u>ALL</u> Questions choosing either (a) or (b)
CO1	K3	16a.	Find the following Decimal number to hexa, Octal and Binary number. 1) $(8424)_{10}$ 2) $(979)_{10}$ (OR)
CO1	K3	16b.	Write short note on 1) ASCII code 2) EBCDIC code
CO2	K4	17a.	Demonstrate and explain Ex – OR, NOR & Ex-NOR logic gates. (OR)
CO2	K4	17b.	Simplify the following expression $f(X,Y,Z) = \sum_m (0,2,5,7)$ using K Map
CO3	K4	18a.	Build the Full Subtractor circuit & explain its working with Truth Table (OR)
CO3	K4	18b.	Construct 3 to 8 Decoder using logic gates & explain its working with Truth Table
CO4	K5	19a.	Inspect the working of JKMS flip flop with proper diagram. (OR)
CO4	K5	19b.	Examine the Serial-In Serial-Out Shift Register
CO5	K5	20a.	Assess the working of ROM. (OR)
CO5	K5	20b.	Sketch the diagram of Field Programmable Gate Arrays and explain it.